



## NXP secure microcontroller family SmartMX2™

# SmartMX2 unleashes secure multi-applications without compromise

All new family of secure microcontrollers built on the groundbreaking IntegralSecurity<sup>™</sup> architecture. Delivering unprecedented levels of security for multi-applications without compromising on convenience, performance or design productivity.

#### **Key benefits**

- Unique security architecture meeting current and future security requirements
- Multi-applications capability offering more value to your solutions
- Outstanding performance enabling differentiation in terms of user convenience and transaction speed
- ▶ Fast time-to-market and smooth implementation

#### **Key features**

- ▶ IntegralSecurity architecture with more than 100 security features for attack protection, targeting CC EAL6+
- ► High-performance SmartMX2 CPU with enhanced 8- to 32-bit application instruction set
- Power-efficient, high-speed crypto coprocessors for RSA/ECC and DES/AES
- ▶ Optimized ISO/IEC 14443 interface, including support for small antenna dimensions
- ▶ MIFARE DESFire<sup>TM</sup>, MIFARE Plus<sup>TM</sup>, and MIFARE<sup>TM</sup> Classic for applications convergence

#### **Applications**

- ▶ eGovernment
  - Passports, electronic IDs and credentials, health and social-security cards, driver's licenses
- Banking
- Debit, credit, loyalty, ePurse, ATM
- Different payment schemes combined with transport
- **▶** Transport
  - Seasonal or pre-paid cards
- ▶ Access management
  - Access to buildings, logical access to PCs
- ▶ Mobile transactions
  - Payment, couponing, transport, access management
- ▶ Device authentication
  - Counterfeit protection of hardware and software
  - Secure access to content and online services
  - Secure machine-to-machine authentication
- ▶ PayTV and conditional access system
  - Smartcard-based or embedded secure elements for Digital TV, IP-TV and Mobile Pay TV



As identification markets evolve and converge to secure multi-applications, the ability to move to the next level is instrumental, since it can impact time-to-market and operating cost. SmartMX2 is your best investment for secure identification solutions.

#### Security

NXP is the leader in security with experience gained from developing more than five generations of certified secure microcontrollers. With the all new SmartMX2, NXP introduces the IntegralSecurity architecture. It is designed to protect the integrity and confidentiality of user data and applications targeting CC EAL6+ certification. The IntegralSecurity architecture is a unique security design built upon over a 100 dedicated security mechanisms which create a dense protection shield with redundancy and multiple layers. They are orchestrated in a manner that provides a comprehensive response to the wide variety of modern security attacks. As attacks evolve over time, the non-monolithic approach of IntegralSecurity allows for pro-active and continuous enhancements of the security mechanisms versus alternative and less versatile approaches. As such the IntegralSecurity architecture is a future proof concept that neutralizes side channel and fault attacks as well as reverse engineering efforts. It now provides SmartMX2 with a major security enhancement including:

- NXP-patented SecureFetch™: the most advanced defense mechanism against light and laser attacks, now also covering data besides code.
- ▶ NXP-patented GlueLogic™: the most advanced protection against reverse-engineering attacks.
- Completely re-designed MMU (memory management unit) with superior firewalling capabilities for multi-application set-ups.
- ▶ Hardened Fame2 crypto coprocessor with outstanding power efficiency, providing even more DPA resiliency and serving the full range of RSA/ECC crypto algorithms with a flexible RSA key length of up to 4,096 bits.
- Advanced 0.09 μm CMOS technology for enhanced protection against reverse engineering and probing attacks, with seven metal layers, produces a highly protective mesh of active and dynamic multi-threaded shielding.
- ▶ Highly secured RAM and additional Stealth-NV-Memory with advanced detection capabilities to protect against advanced and combined attack scenarios.
- Secure copy machine based on hardware for safe and fast execution of recurring software routines.
- ▶ Upcoming products will support PUF (Physically Uncloneable Function).

#### **Convenience & performance**

According to a Dhrystone\* benchmark, with full performance on both contact and contactless interfaces, and reduced energy consumption, SmartMX2 delivers CPU and crypto performance that is up to 5.7x faster than its highest-performing SmartMX predecessor.

- ► Contactless transaction speed up to 848 kbit/s in combination with an internal clock frequency of up to 150 MHz\*\* in contact and contactless operation even down to low field strength of 1.5 A/m.
- Support of simultaneous operation of both ISO/IEC 7816 and ISO/IEC 14443 interface for multi-applications, including mobile payment.
- ▶ Industry-standard I<sup>2</sup>C (400 kbit/s) and SPI (2 Mbit/s) interfaces.
- ▶ Easy interface with NFC ICs.
- ▶ Dedicated hardware support for safe and fast execution of recurring software routines. For example, the use of the Copy Machine between memories and registers, along with implemented support for UART protocols, saves significant lines of code and increases the copy execution speed.
- ▶ Enhanced 8-, 16-, 24- and 32-bit application instruction set minimizes the number of CPU cycles, for faster execution time and lower power consumption with maximum computing performance.
- ▶ Family concept with enhanced memory options: 264 to 384 KB ROM, 4 to 8.125 KB RAM, 24 to 144 KB EEPROM and 256 to 400 KB Page Flash on the same architecture and interface options.
- ▶ SmartMX2 supports all versions of MIFARE, the world's leading platform for automatic fare collection, and the format used in more than 650 cities and 50 countries worldwide.
- Available in industry-leading MOB6 package with 250 μm thickness, improving card robustness and allowing for additional physical security features in the card.

<sup>\*</sup> Dhrystone is a CPU benchmark program developed in 1984 by R. P. Wecker.

<sup>\*\*</sup> Based on a six clock/cycle machine.

#### **Design productivity**

SmartMX2 builds on proven and reliable technology that demonstrates worldwide interoperability and standard compliance. SmartMX2 is the next generation of SmartMX, which is currently used by 85% of the countries with electronic passports, is the leading choice for bank cards, and is the preferred technology for the secure element of NFC-enabled phones.

- ▶ Fast software development and safe time-to-market via available security certified crypto library.
- State-of-the-art tool chain support from Keil and Ashling. Developers use a true bondout chip for emulation, an innovative softmasking device, and a set of new, sophisticated debug facilities.

▶ Global Customer Application Support team with application notes, training, and customer-specific technical assistance.

#### **NXP** leadership

NXP is the world leader in contactless technology.

NXP invented MIFARE and has been the leading contributor in the development of many contactless innovations, including NFC. By building on deep application insight, NXP offers unique end-to-end solutions that include reader ICs, security ICs, and enabling technologies for infrastructure and end-user products. For nearly two decades, NXP technology has been at the heart of the vast majority of thousands of contactless system roll-outs around the globe. Today, many of these systems are on the brink of converging into secure multi-applications.

#### SmartMX2 selection guide

	Product	EEPROM (KB)	ROM (KB)	RAM (KB)	Features
Contactless & Dual-interface	P60D144	144	384	8.125	
	P60D080	80	384	8.125	Security certified according to Common Criteria and FIPS
	P60D040	40	300	8.125	▶ EMVCo approval
	P60D024	24	264	8.125	▶ Memory data retention time: 25 years
Contact	P60C144	144	384	8.125	► Endurance: 500,000 cycles (min)
	P60C080	80	384	8.125	► Contact interfaces: ISO/IEC 7816, I <sup>2</sup> C, SPI
	P60C040	40	300	8.125	➤ Contactless interface: ISO/IEC 14443
Contact & I <sup>2</sup> C and SPI	P60X080*	80	200	7.500	► Voltage class: C, B, A (1.62 to 5.5 V)
	P60X020*	20	200	7.500	► SmartMX2 CPU with enhanced 8/16/24/32-bit instruction set
NFC interface	P60N144	144	384	8.125	► High-speed Fame2 for RSA/ECC operation with up to 4,096-bit keys
	Product	Page Flash (KB)		RAM (KB)	▶ DES/AES coprocessor with multiple key loading
Contactless & Dual-interface	P61D400*	400		8.125	▶ MIFARE Plus, MIFARE DESFire EV1, MIFARE Classic implementation
	P61D256*	256		8.125	▶ Certified crypto library
Contact	P61C400*	400		8.125	► Certified delivery types (wafer, chip, module) and standard IC packages
	P61C256*	256		8.125	75,

<sup>\*</sup>Roadmap device

### ICs with DPA Countermeasures functionality NXP ICs containing functionality



NXP ICs containing functionality implementing countermeasures to Differential Power Analysis and Simple Power Analysis are produced and sold under applicable license from Cryptography Research, Inc.

SmartMX, SmartMX2, MIFARE, MIFARE DESFire, MIFARE Plus, IntegralSecurity, GlueLogic, Secure Fetch are trademarks of NXP Semiconductors N.V.

www.nxp.com/smartmx2



#### www.nxp.com

#### © 2010 NXP Semiconductors N.V.

All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: November 2010

Document order number: 9397 750 17018

Printed in the Netherlands